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 Abstract 
This E.C.D. approach has the following advantages over 
conventional eventbuilding approaches as far as they 
applicable at these rates: 
TAGnet is a link protocol developed for high-rate hardware 
eventbuilding in trigger farms. Its first implementation is in the 
level-1 VELO trigger system of LHCb where all data sources 
(Readout Units) need to receive destination addresses for their 
DMA engines at a trigger rate of nominally 1 MHz. TAGnet 
organises event-coherency for the source-destination transfers 
and provides the proper timing for best utilization of the 
network bandwidth. The serial TAGnet LVDS link interconnect 
all Readout Units in a twisted-pair ring, which is controlled by a 
TAGnet scheduler.  
 
1. A farm CPU requests new events from the scheduler 
whilst processing a previous one (double buffer, no 
worst-case buffer requirements like for ”round-robin”) 
2. A TAGnet implementation is based on twisted pair,  
FPGA logic, and one programmable  PCI card, hence can 
be implemented at  very low cost and real estate.  
3. TAGnet provides added functionality via  “message-
TAGs” like for online RU buffer-checks, and error 
reporting from the DMA engines.  
I. INTRODUCTION 
T AGnet is a protocol for  the creation of  event-coherent transfers between  hardware DMA engines of Readout 
Units (RU [5]) and CPUs of a trigger farm (Fig.1). A TAGnet 
ring interconnects slave DMA modules via twisted pairs to a 
TAGnet scheduler that collects all requests from the farm 
CPUs.  The scheduler is under control of a host CPU which 
may be  embedded  in  the   trigger farm.  
4. highest possible use of the raw network bandwidth due to 
hardware timing.  
5. no spurious arrivals of event fragments since all arrive 
concatenated in time at the destination CPU  
6. no problem with crashing  farm  CPUs   ( just 1 less ) 
7. no problem with very large variations in CPU-time  per  
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The majority of all TAGs are Command-TAGs (C-TAGs), 
which contain realtime information for the DMA engines. The 
TAG transmission rate is considerably higher than the 
incoming trigger rate, leaving ample bandwidth for Message 
TAGs (M-TAGs), which transport non time-critical 
information for control or message exchange. 





For the 1 MHz VELO trigger application of LHCb, a 
cluster with 32 CPUs has been built at KIP Heidelberg, in 
which CPUs and  RU’s are interconnected  via a  6 Gbit/s 
network. A shared-memory paradigm is established [2] 
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 RU’ on the RU’s.The “hardware eventbuilding” in this cluster is 
based on direct copying of a fixed numbers of input fragments 
to the destination memory in requesting CPU. Event-
fragments ( Si-strip clusters) in the input buffers of all RU’s 
get aggregated to average payloads of 128 bytes which get 
transmitted as DMA packets to the (remote) CPU memory, 
arriving here as E.C.D. burst. The timing and organisation is 
due to C-TAGs which, with the network technology used at 
Heidelberg, can reach event transfer rates  well bejond the 
required 1 MHz.  
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 C-TAGs transmit the requests from individual CPUs of 
the trigger farm, via an intermediate TAGnet scheduler, to the 
RU’s. The CPU identifiers are converted within each RU into 
physical PCI addresses, prior to be loaded into the DMA 
engines. These PCI addresses map, via the shared memory 
mechanism, directly to a destination memory of the requesting 
CPUs. There is no dead-time involved in the E.C.D. since 
when starting to process an event, the CPUs pipeline their 
request for new E.C.D. event for their alternate buffers. The 
transfer latencies are in the order of a few microseconds. 
A 17th bit is used to generate a  “heartbeat” (Fig. 4) consisting 
of  4-words and 1 idle clock. The scheduler generates TAGs  
of class “valid or invalid” which are copied into the heartbeat.  
For example “invalid TAGs” may be used to empty the 
TAGnet ring whilst the heartbeat maintains the physical ring 
activity alive. The integrity of the 64 bit TAG within a 
heartbeat is protected by a Hamming code, the integrity of the 
17th frame bit is verified via the returning heartbeat pattern by 
the TAGnet  scheduler.  
II. TAGS 
The TAG is a 64 bit object are  (Fig. 2) containing several 
bit-fields, of which the most important :   
Max. 5 MHz 
TAGs
Idle Idle 
TAGs contained may be valid or unvalid
25 MHz clock
Heartbeat
Idle4 3 2 1
 1.) Command:  3 bit Command field for  TAGnet slaves 
 2.) CPU-Identifier:  12 bit Identifier of the requesting CPU  
 3.) Buffer address: 11bit address of the DMA eventbuffer  
  Heartbeat on TAGnet links  The other fields contain more advanced TAG features like:  5 clocks/ Hbeat
  
Figure 4. The TAGnet heartbeat  is generated by the 17th flag 
bit of the 16 bit TAG  representation. Heartbeats are permanent 
whether they contain valid TAGs or  not. Shown here is that with a 
25 MHz  bus clock,  TAGs are transmitted at 5 MHz. 
4 TAG classes  for  validity and  consume properties   
4 TAG types differentiate C-TAGs  and M-TAGs 
7 bit Done counter  counts down in each slave action 
7 bit Source Module ID  identifies the DMA module (RU) 
7 bit Coded information  for messages and error reporting  
7 bit error correcting  code (2 bit correction) 
 
B. TAGnet over twisted pair links A 64 bit TAG contains  9 bit-fields, physically a TAG 
it is  generated in 4 successive 16-bit words, followed by one   
idle word. 
In order to link DMA engines over distances of up to 15 
meters, the 16 bit TAG is serialized  using  commercial LVDS 
serializer / deserializer chips which contain four 7-bit  
converters (Fig. 5), each driving one of the four  wire pairs of 
a standard network cable. The TAGnet clock is transmitted 
TAG:   a 64 bit of  transfer  information
class type
63
instructions 12 bit ID / data 11 bit Buffer Adr. 7 b Dcount 7 b SourceID 7 b Info 7 b Hamming
1 First 1 Force 1 Done 1 Reserved 1 Reserved 1 Reserved
local DMA buffer addr.CPU  Identifier Command
Simplified:
over one pair whilst the remaining 17 bits are divided up on 










Figure 5. Using LVDS serializers / deserializer chips,  
TAGnet heartbeats are transmitted over standard CAT6 network 
cables  which contain  4 shielded twisted pairs.  
A TAG is transmitted on an external bus as a fixed clocked 
















Using a 25 MHz TAGnet clock, 3*175 Mbit/s get 
transmitted across the CAT6 cables that interconnect   
TAGnet nodes in a ring.  
C. TAG  classes 
The upper two bits of a TAG define four TAG classes 
generated by the “valid” and the “consume” bits and are 
explained in more detail in Table 1. The slaves from the 
TAGnet link strip consumable TAGs, and if valid, they get 
examined for class and type before being passed to command 
execution. An executed TAG gets re-transmitted to the 
TAGnet link by copying it into the heartbeat of the next 
invalid TAG on the link.  
Figure 3.  External TAG representation on a 16 bit bus. A 
17th FLAG bit delimits four consecutive TAG words which 
correspond in their bit-fields and order exactly the logical 64 bit 
TAG representation.   
Non-consumable TAGs are bypassed by slaves without 
modification after a minimal delay of 1 heartbeat. 
  
Table 4. M-TAG message examples of  “Undirected Slave” 
(to all slaves)  
TABLE 1. TAG CLASSES 
valid consume TAG classes 
0 0 invalid, not consumable. These filler TAGs have no 
other purpose than allowing the scheduler to control the 
level of   usable TAGs.  In order to clear the TAGnet 
ring the scheduler transmits only these TAGs. 
0 1 invalid, consumable. These TAGs are freely 
consumable, invalid TAGs which can be used by any 
TAGnet slave  to create valid  TAGs at it’s output 
1 0 valid, not consumable. These TAGs fall into the type 
of directed scheduler messages, created normally by a 
TAGnet slave. They contain message information ( like 
errors ) for the scheduler and hence  must not be 
consumed by other TAGnet slaves. 
1 1 valid, consumable. These TAGs fall into the types:  
undirected command, undirected message,directed  
slave message and hence contain  important scheduler  
information (command / address / message  ) to be 
consumed by TAGnet slaves. 
0 0 0 DIAG:  request for Slave Info via M-TAG as  
specified in Coded INFO field 
1 0 0 FLUSH ALL:  flush buffers, reset their pointers 
 
Table 5. M-TAG message examples of  “Undirected Slave” 
(slave to scheduler)  
0 0 0 ERROR  ( error type decoded in INFO field ) 
1 0 0 THROTTLE request ( stop input to protect DMA 
buffers ) 
 
III. LHCB’S VELO TRIGGER TESTBED  
The global I/O requirement for trigger-eventbuilding in 
the LHCb VELO trigger is 4 kbyte of trigger-events at a rate 
of up to 1.1 MHz. More specifically, only very small payloads 
are  produced  per link ( 30 - 40 byte) and the farm is to be 
constructed from COTS computers, but requires  use of the 
64bit@66 MHz PCI bus for achieving the needed I/O 
performance. 
 
D. TAG  types 
The four TAG types ( see Table 2)  are:  
 
a.) C-TAGs: these are the vast majority of all TAGs for 
generating event-coherent DMA 
A first trigger prototype, a 32-CPU cluster, has been 
constructed at KIP in Heidelberg from COTs PCs, which are 
interconnected via a 6 Gbit/s standard network in a 2D torus 
architecture [4]. The I/O paradigm2 implemented is “shared  
memory”, i.e. for data transfers within the cluster there are no 
intermediate buffers, nor copy processes, nor messages. The 
memory-memory DMA transfer curve for this cluster has 
been measured for 3 different variants of DMA: 
b.) M-TAGs: They exist in 3 types for messages 
between slaves and scheduler 
 
  The  TAG types are defined by  two bits in the TAG 
header as shown in the table below: 
  
TABLE 2.  TAG TYPES  




TAG  types (valid TAGs only) 
0 0 undirected slave command  (C-TAG)  of class 
VALID CONSUMABLE. C-TAGs convey 
command and data to all slaves.  These realtime 
TAGs are the large majority of all  TAGs 
0 1 undirected slave message (M-TAG) of class  
VALID CONSUMABLE. These  TAGs send an 
encoded message to all slaves 
1 0 directed  slave message (M-TAG)  of class 
VALID CONSUMABLE. These TAGs send 
command and data to one slave 
1 1 directed  scheduler message (M-TAG)  of 
class  VALID NON CONSUMEABLE. These 
TAGs send an encoded message (error or other)  
from a  slave  to the  scheduler 
 
E. Message TAGs (M-TAGs) 
Message TAGs (M-TAGS) coexist with C-TAGs for 
messages between slaves and scheduler. Generated by the 
scheduler software, M-TAGs are not time critical. For each of 
the three types of M-TAGs there are 8 possible actions 
defined by the 3 bit instruction field of the TAG. Some 
examples of M-TAGs are shown in tables  3, 4, and  5 below: 
 
Table 3. M-TAG  message examples of “Directed to 1 Slave”  
0 0 0 SELECT:  select a  TAGnet slave operation mode 
contained in the 6 bit info field 




















Figure 6. Measured p-p DMA transfer curve (from [4]):                
(1) Hardware DMA to local  CPU memory,  (2) Hardware DMA to 
remote CPU memory  (3) Software DMA to  local  memory 
The DMA transfer curves  show that: 
1. Hardware DMA  is  far superior to  CPU-generated DMA 
2. Hardware DMA to remote or local memory is  similar  
3. A threshold effect is at 128 byte payload for reaching  the 
maximum p-p bandwidth of  ca. 246 Mbyte/s . 
2 Thomas Kuhn uses the word paradigm to mean the model that scientists 
hold about a particular area of knowledge. Kuhn's famous book, The 
Structure of Scientific Revolutions, is his view of the stages through which a 
science goes in getting from one paradigm to the next. 
The effect of M-TAGs depends on the application, for test purposes 
however  M-TAGs may be used like C-TAGs. 
 As a consequence, the following decisions for the 
construction of a 1 MHz demonstrator system at CERN [8] 
with dual DMA engines in Readout Units  have been taken: 
1. aggregate 4  input links  into  output  payloads of  128  
byte  and  use  a minimal  overhead  format  [ 9] in order 
not to compromise the data payload. 
B. TAGnet scheduler 
The Scheduler consists of a.) hardware: FPGA logic in 
PCI card [6]  b.) high performance software [1]  in particular a 
C-TAG  PCI driver, an M-TAG I/O unit and  error handling. 
2. implement “hardware eventbuilding”, i.e.  basically copy 
a constant  number of  input  fragments to the destination 
memory . (whether the memory is local or remote does 
not make much  difference).   IV. FIRST TAGNET TESTS   
3. use the  PCI memory access mechanism for the memory-
memory copy. The DMA engines need to be charged 
with a physical PCI address which maps to the (remote) 
destination memory.   
TAGnet may be used for E.C.D. in any DAQ or Trigger 
system.  However it has been particularly designed [10] for 
high rate trigger farms where hardware eventbuilding via 
shared memory can be applied.  In such systems, DMA 
engines in the RU can  “write-through” to the CPU memory. 
Events get auto-closed when a fixed number of subframes 
have arrived via the E.C.D. transfers.  Initial tests with  “1-bit 
TAGnet” and Readout Unit “Mockups” at the VELO cluster 
at KIP indicate that TAGnet-generated DMA rates should 
reach 1.9 MHz for payloads of 128 byte [4 ].   
TAGnet is required in this demonstrator for organizing the 
high rate eventbuilding on CPU demand. A first version of a 
scheduler (hardware + software) was used in order to measure  
the performance of E.C.D. transfers between Readout Units 
and a remote CPU. 
A. TAGnet slave 
 A TAGnet slave is implemented in programmable hardware 
in each Readout Unit, sharing the same FPGAs as the DMA 
engines.  A simplified diagram is shown  in Fig. 7 
  




















PCI 32 @ 33 MHz  ( ! ) 
6  Gbit/s 
Network 
PCI 64 @ 66 MHz 
 
Figure 7.  Simplified block diagram of  the  TAGnet slave 
logic: The “Paket Reception” stores all  incoming TAGs in 64 bit 
bypass  register. “Packet FiFo” only stores TAGs which are 
directed to the slave. The “Decoding& Execution” takes the desired 
action. The “DMA-engine” gets loaded with source/destination 
before execution. The “Packet-Transmission” block copies TAGs 
back into the TAGnet. 
Figure 9. Test set-up for E.C.D. to shared memory  
The test set-up is depicted in Fig. 9. The Readout Unit 
(RU) consists of two subevent buffers, each of which gets 
filled by 2 Slinks and one DMA engine serves each. The 
DMAs share a common 64-bit PCI bus with the network 
interface (NIC). The destination memory of the CPU has been 
exported though an embedded processor on the RU (not 
shown here) [7], hence the DMA engines can directly write, 
via PCI, to the destination CPU memory.   
A TAGnet slave stores one full 64 bit TAG and decodes 
it’s TAG class and type. “Consumable, valid” TAGs are either 
queued in an input FiFo (M-TAGs) or can be prioritized for 
immediate execution (C-TAGs) of the DMA engine which 
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 The aggregation of payloads from 4 links (each carrying 30-
40 byte of Si-strip cluster data) into one output packet of at 
least   128 byte payload, the PCI write combining protocol has 
been tested: 64 byte sub-event payloads from both buffers are 
written in succession to a contiguous PCI buffer of the 
network interface (NIC) (Fig. 10). The expected result is a 
single packet with 128-byte payload on the network. 
Measured on the 6 Gbit/s network link, the network packet 
starts ca. 1us after the start of the first DMA burst on the 64 









Figure 8. typical Readout-card implementation with TAGnet 
Outgoing 
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 Figure 12.  Measured 2 MHz E.C.DMA transfer of 128 byte 
payloads from Readout Units to a destination CPU memory  
 
 
V. SUMMARY  
 TAGnet has been prototyped as a new protocol for event-
coherent DMA transfers between DMA-based Readout Units 
and CPUs in a trigger farm. The scheduler, under control of a   
host CPU, organizes the proper timing and source-destination   
buffer allocation for the DMA engines.  TAGs exist both as 
high-rate C-TAGs or low-priority M-TAGs, the latter 
providing online communication between the scheduler and 
the DMA modules. In our first tests it has been demonstrated 
that C-TAG creation on CPU demand can work in shared 
memory clusters well beyond 1 MHz. The aggregation of 
low-payload links into network frames of 128 byte payload 
works well above 2 MHz at a load of 40 % for a 6 Gbit/s 
network  
Figure 10. Write combining of two 64-byte DMA payloads 
via the   PCI protocol in the Readout Units.  After a latency of ca. 
1us a 128-byte payload network packet starts and occupies ca. 200 
ns of the 6 Gbit/s link.    
A. Experimental TAGnet Scheduler  
As scheduler we used the programmable PCI-FLIC [6], a 
64-bit PCI card with FPGA, SDRAM and Slink mezzanine 
connectors. A dedicated TAGnet mezzanine card (Fig. 11) 
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